INTRODUCTION
In many applications of op amps, the settling time of the amplifiers directly determines the system performance. For example, the limited settling time of the inter-stage amplifiers is one of the major obstacles limiting the performance of pipelined high sampling rate, high resolution ADCs.
Feedforward compensation techniques has been used to stabilize operational amplifiers in low voltage applications. The feedforward signal path introduces zeros in the openloop transfer function that can be used to shape the overall frequency response typically by using the zeros for pole-zero cancellation. One undesirable property inherent in many feedforward compensation schemes is the existence of the slow-settling components in the step response of the amplifier. This is caused by mismatch between pole-zero pairs which results in imperfect pole-zero cancellation [l]. Several feedforward techniques have been presented [l], [2] , [3] , [4] . In these schemes, capacitors are used as feedforward elements connecting the input to the output or to intermediate output nodes. The exact pole-zero cancellation is affected by the parasitic capacitance. In this paper, a feedforward path that has a bandpass characteristic is added to a conventional amplifier. The LHP zeros are designed to exactly cancel with the lowest-frequency pole. As a result, the unity-gain frequency of the amplifier is greatly extended and an effective single-pole response is achieved. Formulas are derived for exact pole-zero cancellation. Simulation results show that the proposed amplifier structure has the potential to achieve a large unity-gain bandwidth and fast settling performance.
FAST SETTLING AMPLIFIER ARCHITECTURE Assume ql is the lowest-frequency pole so that the basic amplifier does not require a wide-bandwidth. z12 can be designed so that zl cancels with %I. Different relationships can be used to achieve this pole-zero cancellation. One convenient way is to make the two zeros coincident and equal to P1. Equation (7) and (8) express the parameter relationships needed for this type of pole-zero cancellation. In order to verify the settling performance of the proposed feedforward amplifier architecture, simulations were performed on a "10-bit" amplifier using Matlab. The basic amplifier should provide sufficient DC gain to ensure the required settling accuracy. For a "10-bit" performance, a minimum DC gain of 1000 will achieve 0.1% settling accuracy for a unity-gain feedback configuration. In this A h p & t i o n of the above equations gives &e following the DC pin Of the amplifier to be 2,000. The bandwidth of the basic amplifier was chosen to be 3.5KHz. A pole Q of 0.2 which satisfies (9) was selected. Ho 
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rFor Qe0.5, the bandwidth of the compensated amplifier will be larger than that of the basic amplifier. According to the derivation in [5] , the compensated amplifier will have faster settling behavior than the basic amplifier. loop ikequency response of the basic amplifier and the compensated amplifier are shown in Fig. 3 and Fig. 4 . The compensated amplifier has a single-pole response and its unity-gain bandwidth is much larger than that of the basic amplifier.
DC gain
Unity-gain freq. Table 1 shows the unity-gain frequency, q of the basic amplifier and the compensated amplifier for C-QF 16.776kHz, &=1833 and e 0 . 2 . Table 2 SulllIllSvizes the unity-gain step responses to a 1-V input step. Compqed to the basic amplifier, it is clearly shown that the compensated amplifier has much faster settling performance. 
I T i e
Pole-zero mismatch plays an important role in high accuracy settling performance. In our design, this is controlled by the design parameters of the bandpass filter.
Imperfect pole-zero cancellation always introduces an additional settling term [5] . Since the proposed compensation technique cancels a low kquency pole, the imperfect polezero cancellation will introduce a long t h e constant which is generally refmed to as a slow settling time constant. The slow settling time constant by itself, however, is not of concern. What is of concern is the magnitude of the resulting slow settling component in the output. If the magnitude of this slow settling component is sufficient small, the settling time of the compensated amplifier w i l l be very fast. The robustness of the compensation technique must be considered to determine whether the improvements predicted in the simulations can be realistically achieved.
In order to test the robustness of the proposed amplifier structure, the design parameters Ho, q, and Q of the bandpass filter were all varied by f 10% fkom their ideal values. Fig. 6 shows the comparison of the settling time performance of the basic amplifier and the compensated amplifier when the design parameters of the bandpass are changed. This figure shows the rise time, and the time required for 2%, 1%, 0.2%, and 0.1 % settling for various cases. Case 9: I& decreased by lo%, Q increased by lo%, and q, decreased by 10%. Figure 6 shows the design robustness of the compensated amplifier. Significant improvement in rise time and settling behavior is achievable even though the design parameters of the bandpass filter have a large variation.
CONCLUSION
on the top of the poles e l i i t i n g the slow-settling component. Simulation results predicted significant improvements in rise time and settling performance and demonstrated that the bandpass compensation scheme is reasonable robust.
